

FIG. 1

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

PROCESS OF MANUFACTURING MICROCOMPUTER HAVING BUILT-IN FLASH MEMORY




FIG. 7




FIG. 8









FIG. 9





















FIG. 16


USER PROGRAM AREA REWRITING FLOWCHART

















FIG. 23




FIG. 25




FIG. 24




FIG. 26

		_ 、	
BCT1 ~	RESET VECTOR		
BCT2~	ATAPI INTERRUPT VECTOR		
PRG1~	RESET PROCESSING PROGRAM INITIALIZATION OF MICROCOMPUTER AND PERIPHERAL LSI SUM CHECK FOR CD-ROM APPLICATION PROGRAM AREA DETECTION OF FORCED REBOOT MODE SW IDENTIFY / REQUEST SENSE AND OTHER PROCESSING		REBOOT PROGRAM AREA (REWRITE-) INHIBITED AREA
PRG2 ^ M1,M3, M4	• RECEPTION OF PROGRAM FROM HOST PC VIA ATAPI BUS • WRITING OF PROGRAM TO FLASH MEMORY • TRANSFER OF DATA TO HOST PC • VERIFY		
M20 \sim	SECONDARY VECTOR TABLE		•
M23 \sim	BOOT PROCESSING IDENTIFY / REQUEST SENSE AND OTHER PROCESSING RECEPTION OF PROGRAM FROM HOST PC VIA ATAPI BUS WRITING OF PROGRAM TO FLASH MEMORY TRANSFER OF DATA TO HOST PC · VERIFY		APPLICATION PROGRAM AREA (REWRITE-)
M21 \sim	SUM OF CD-ROM APPLICATION PROGRAM AREA		(ENABLED)
M22 \sim	PROCESSING OF OTHER CD-ROM APPLICATION PROGRAM		






FIG. 28








FIG. 30

FIG. 31

